



Atty. Docket No. RMBS.P101

PATENT

2634

IN THE UNITED STATES PATENT OFFICE

In Re Patent Application of:) Examiner: Not Yet Assigned

Chang, et al.) Art Unit: Not Yet Assigned

Application No. 09/941,079)

Filed: August 28, 2001)

For: CLOCK DATA RECOVERY WITH)
SELECTABLE PHASE CONTROL INPUT)

Assistant Commissioner for Patents
Washington, D.C. 20231

First Class Certificate of Mailing (37 C.F.R. § 1.8(a))	
I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231 on	
<u>September 11, 2002</u>	
<u>Barbara B. Courtney</u>	
(Name of Person Mailing Correspondence)	
<u>BB Courtney</u>	<u>9-11-02</u>
Signature	Date

TRANSMITTAL OF FORMAL DRAWINGS

RECEIVED

SEP 20 2002

Sir:

Technology Center 2600


Enclosed herewith for filing in the above-identified patent application are eleven (11) sheets of formal drawings.

The Commissioner is hereby authorized to charge any deficiencies in fees or credit any overpayment to our Deposit Account No. 501914. A duplicate of this transmittal letter is enclosed.

Respectfully Submitted,

Barbara B. Courtney
Registration No. 42,442

Shemwell Gregory & Courtney LLP






FIG. 1
 (Prior Art)




FIG. 2




FIG. 3

1. A method for controlling a phase-locked loop (PLL) in a multi-channel receiver, comprising:
 receiving a plurality of signals from a plurality of antennas;
 for each signal, determining a phase error;
 adjusting the phase of each signal based on the phase error;
 combining the adjusted signals to produce a combined signal.

FIG. 4 is a block diagram of a multi-channel receiver.




FIG. 4







FIG. 5



10. G. E.





```
graph TD; Start([START PHASE TEST]) --> 1101[CONFIGURE DEVICE FOR PHASE TEST]; 1101 --> 1103[DELAY FOR FIRST PREDET. TIME, PT1]; 1103 --> 1105[ASSERT UP-COUNT SIGNAL]; 1105 --> 1107[DELAY FOR SECOND PREDET. TIME, PT2]; 1107 --> 1109[DEASSERT UP-COUNT SIGNAL]; 1109 --> 1111{EXIT TEST ?}; 1111 -- NO --> 1101; 1111 -- YES --> End([END]);
```

The flowchart illustrates the start phase test process. It begins with a rounded rectangle labeled "START PHASE TEST". An arrow points down to a rectangle labeled "CONFIGURE DEVICE FOR PHASE TEST" (1101). From there, the flow continues down through a series of rectangles: "DELAY FOR FIRST PREDET. TIME, PT1" (1103), "ASSERT UP-COUNT SIGNAL" (1105), "DELAY FOR SECOND PREDET. TIME, PT2" (1107), and "DEASSERT UP-COUNT SIGNAL" (1109). The final step is a decision diamond labeled "EXIT TEST ?" (1111). If the answer is "NO", the flow loops back to the arrow entering the "CONFIGURE DEVICE" block. If the answer is "YES", the flow exits the bottom of the diamond.





FIG. 12



Patent & Trademark Office
SEP 16 2002
Patent & Trademark Office
SEP 16 2002
Patent & Trademark Office
SEP 16 2002

Patent & Trademark Office





FIG. 13

FIG. 14



**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.